A Programmable Vertex Shader with Fixed-Point SIMD Datapath for Low Power Wireless Applications

Simple item page
dc.contributor.authorSohn, Ju-Hoen_US
dc.contributor.authorWoo, Ramchanen_US
dc.contributor.authorYoo, Hoi-Junen_US
dc.contributor.editorTomas Akenine-Moeller and Michael McCoolen_US
dc.date.accessioned2013-10-28T10:02:18Z
dc.date.available2013-10-28T10:02:18Z
dc.date.issued2004en_US
dc.description.abstractThe real time 3D graphics becomes one of the attractive applications for 3G wireless terminals although their battery lifetime and memory bandwidth limit the system resources for graphics processing. Instead of using the dedicated hardware engine with complex functions, we propose an efficient hardware architecture of low power vertex shader with programmability. Our architecture includes the following three features: I) a fixed-point SIMD datapath to exploit parallelism in vertex processing while keeping the power consumption low, II) a multithreaded coprocessor interface to decrease unwanted stalls between the main processor and the vertex shader, reducing power consumption by instruction-level power management, III) a programmable vertex engine to increases the datapath throughput by concurrent operations with main processor. Simulation results show that full 3D geometry pipeline can be performed at 7.2M vertices/sec with 115mW power consumption for polygons using the OpenGL lighting model. The improvement is about 10 times greater than that of the latest graphics core with floating-point datapath for wireless applications in terms of processing speed normalized by power consumption, Kvertices/sec per milliwatt.en_US
dc.description.seriesinformationGraphics Hardwareen_US
dc.identifier.isbn3-905673-15-0en_US
dc.identifier.issn1727-3471en_US
dc.identifier.urihttps://doi.org/10.2312/EGGH/EGGH04/107-114en_US
dc.publisherThe Eurographics Associationen_US
dc.subjectCategory and Subject Descriptorsen_US
dc.subjectI.3.1 [Computer Graphics]en_US
dc.subjectHardware Architecture Graphics Processor C.1.2 [Processor Architecture]en_US
dc.subjectMultiple Data Stream Architectures Single instruction streamen_US
dc.subjectmultiple data stream processor (SIMD)en_US
dc.titleA Programmable Vertex Shader with Fixed-Point SIMD Datapath for Low Power Wireless Applicationsen_US
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
107-114.pdf
Size:
416.34 KB
Format:
Adobe Portable Document Format
Download
Collections
EGGH04: SIGGRAPH/Eurographics Workshop on Graphics Hardware 2004